SMSC SLC90E66 (Victory66) southbridge

Discussion of development and patch submission.

Moderator: Owners

Post Reply
User avatar
Posts: 3
Joined: Fri Jun 05, 2020 9:54 pm

SMSC SLC90E66 (Victory66) southbridge

Post by RichardG »

Pin compatible PIIX4E replacement made by SMSC with UDMA/66 IDE and OHCI USB. Very obscure for how late and short-lived it was: sampling in late 2000 (i815 was already out!), general availability of motherboards in early 2001, exited from business in late 2001.

  • 86Box v2.10 release post
  • Archived SMSC product page
  • Drivers for Windows 9x and 2000 - XP, 7 and Linux include drivers
  • EETimes report on sampling
  • SMSC Form 10-K for FY2000 - "The Company's SLC90E66 South Bridge device is designed for use with Pentium II and Pentium III-class processors. It is a multi-featured device, providing a PCI to ISA bridge, Ultra ATA/66 PCI-IDE functions, an Open Host Controller Interface (OHCI) USB host controller function, a real time clock, and enhanced power management capabilities in compliance with the Advanced Configuration and Power Interface (ACPI) specification. It is also pin-to-pin and register compatible with the Intel PIIX4 and PIIX4E South Bridge Devices."
  • SMSC Form 10-Q for Q3 FY2002 - "In November 2001, the Company's Board of Directors approved management's plan to exit the PC chipset business, redirect the Company's resources, and increase its focus on leveraging its core technologies toward higher growth, higher margin businesses." - also includes details on SMSC's deal with Intel, where chipset revenue shortfalls would be covered by Intel.
Located boards: (all Award v6.00PG BIOS unless otherwise mentioned) ATC6310BXII and ATC7020BXII are implemented for v3.0. M773MR is in the consideration list, but the unknown ITE Super I/O is blocking it, as well as IDE issues with NT (0x7B).
User avatar
Site Admin
Posts: 16
Joined: Mon May 07, 2018 10:03 pm

Re: SMSC SLC90E66 (Victory66) southbridge

Post by Battler »

The M773MR has since been finished and added, and its ITE Super I/O chip has been implemented.
Post Reply